Combinational logic has no memory: outputs depend only on the current inputs. Practice multiplexers, decoders, encoders, comparators and priority logic in SystemVerilog, and learn to write always_comb blocks that synthesize cleanly.