SystemVerilog adds types and constructs that make RTL clearer. Practice enums, structs, packages, interfaces, always_comb and always_ff, as supported by the open-source Verilator and Icarus simulators.