Memories and FIFOs buffer data between parts of a design. Practice register files, single-port RAMs and synchronous and asynchronous FIFOs, with careful full and empty logic.