Assertions state what must always be true about a design. Practice writing checks and simple protocol monitors in SystemVerilog that catch bugs as soon as they happen.